



Figure 6.7 Illustration of a register unit attached to an instruction decoder.