



**Figure 2.14** Illustration of four *nand* gates used to implement a one-bit latch.