

```
Let R be the range of addresses assigned to this module
Repeat forever {
    Monitor the bus until a request appears;
    if ( the request specifies an address in R) {
        respond to the request
    } else {
        ignore the request
    }
}
```

**Figure 15.8** The steps the bus interface in a memory module follows.