

# Processors

## Chapter 5

### Processor Types And Instruction Sets

# Topics

- Introduction
- Mathematical power, convenience, and cost
- Instruction set and representation
- Opcodes, Operands and results
- Typical instruction format
- Variable-length vs fixed-length instructions
- General-purpose registers
- Floating point registers and register identification
- Programming with registers

# Topics

- Register banks
- Complex and reduced instructions sets
- RISC design and the execution pipeline
- Pipelines and instruction stalls
- Other causes of pipeline stalls
- Consequence for programmers
- Types of operations
- An example instruction set
- Minimalistic instruction set

# Topics

- The principle of orthogonality
- Programming using conditional branching
- Summary

# Introduction

- In this chapter we discuss
  - the set of operations a processor can perform
  - the different architect approaches to instruction sets and tradeoffs

# What Operations Should A Processor Offer And The Tradeoffs

- What operations should a processor offer? At least three views based on
  - mathematical power: powerful instructions
  - convenience: easy to program
  - cost: less hardware
- Should a processor offer many, or a few basic operations
  - Architect wants a small operation set to reduce hardware
  - Programmer wants more for convenience

# What Operations Should A Processor Offer And The Tradeoffs

- *The set of operations a processor provides represents a tradeoff among the cost of the hardware, the convenience for a programmer, and engineering considerations such as power consumption.*

# Instruction Set And Representation

- An architect of a programmable processor decides
  - the set of operations supported by the hardware (instruction set)
  - the operation representation (instruction format)
- An instruction definition includes
  - an exact definition (opcode)
  - values (operands) and corresponding result
  - exceptions
- Instruction format
  - binary representation
  - defines hardware-software boundary




# Opcodes and Operands

- Opcode
  - Unique number assigned to denote the operation.
- Operand
  - Values on which operation is performed.
  - The number and type of operand is specified for each operation.

# Typical Instruction Format

- Instruction
  - represented as a binary string
- Instruction fields
  - Opcode, followed by operand(s)



## Hardware vs Software battle continues ..

- Variable-length vs. fixed-length instructions
- Should one instruction be shorter than another ?
  - Programmer says variable-length optimizes memory
  - Architect says hardware is less complex for fixed-length instruction

# Variable-length vs. fixed-length instructions ..

- Hardware camp wins
- Fixed-length instruction set
  - Extra fields are left unused
  - Unused bits are ignored
  - Leaving bits unused is needed for hardware optimization

# General purpose registers

- High-speed hardware device with fixed size
- Temporary storage device
- Supports fetch and store operations
- Semantics same as memory

# Floating point registers and register identification

- Separate registers to hold floating point values
- Numbering same as GP register.
- So which register is #X ?
  - Processor interprets from opcode if it needs to fetch operand from GP or FP register

# Programming with registers

- Move operands to register
- Execute instruction
- Results may be stored in register
- Registers are few: optimize allocation.
- Double precision result. Storage?
  - Hardware: registers are consecutive; use 2
  - Programmers: plan accordingly.

# Register Banks

- New complication to register allocation- register banks !
- What are they ?
  - Register group with separate physical access
- Why do we need them ?
  - Allows simultaneous access, e.g. one cycle to obtain both operands
- So what is the problem!
  - Programmers can't permanently assign data to registers
  - Conflict occurs (both operands end up on the same bank); solution,

\* Reassign registers

\* Insert copy instruction





# Register Banks

- Are banks absolutely necessary ?
  - Yes, performance !!
- Last word on registers
  - *Registers are expensive. Use judiciously for improving performance*

# Complex and reduced instruction sets

- Instruction set categories
  - CISC
  - RISC
- CISC
  - Instruction set large
  - Instructions may do complex computation
- RISC
  - Instruction set minimized
  - Basic computations
  - Instruction execution constant: 1 clock cycle

# Execution pipeline in RISC

- RISC designed to complete instruction/cycle.
- How?
  - Processor divides fetch-execute cycle into multiples steps
  - Hardware a multistage pipeline
  - Each stage completes one step/cycle, throughput 1 ins/cycle.

# Pipelines & instruction stalls

- Advantage
  - Pipeline transparent to programmers
- Disadvantage
  - programmer can inadvertently introduce inefficiencies
  - e.g. Pipeline stalls

# Causes of pipelines stalls

- Waiting for operands
- The processor
  - Accesses external storage
  - Invokes a coprocessor
  - Branches to new location
  - Calls a subroutine
- Hardware solution
  - Duplicate copies in pipeline for a branch, compute both results, discard one.

# Consequences for programmers

- **Avoid**
  - Branch instructions
  - After result is computed, delay reference to the result register
- Separate references from computation

# Types of operations

- Arithmetic
- Logical
- Data access and transfer
- Branch (conditional and unconditional)
- Floating point
- Processor control



# MIPS processor instruction set

Instruction	Meaning
<i>Arithmetic</i>	
<b>add</b>	integer addition
<b>subtract</b>	integer subtraction
<b>add immediate</b>	integer addition (register + constant)
<b>add unsigned</b>	unsigned integer addition
<b>subtract unsigned</b>	unsigned integer subtraction
<b>add immediate unsigned</b>	unsigned addition with a constant
<b>move from coprocessor</b>	access coprocessor register
<b>multiply</b>	integer multiplication
<b>multiply unsigned</b>	unsigned integer multiplication
<b>divide</b>	integer division
<b>divide unsigned</b>	unsigned integer division
<b>move from Hi</b>	access high-order register
<b>move from Lo</b>	access low-order register
<i>Logical (Boolean)</i>	
<b>and</b>	logical AND (two registers)
<b>or</b>	logical OR (two registers)
<b>and immediate</b>	AND of register and constant
<b>or immediate</b>	OR of register and constant
<b>shift left logical</b>	Shift register left N bits
<b>shift right logical</b>	Shift register right N bits

## *Data Transfer*

**load word**  
**store word**  
**load upper immediate**

**load register from memory**  
**store register into memory**  
**place constant in upper sixteen bits of register**

**move from coproc. register**

**obtain a value from a coprocessor**

## *Conditional Branch*

**branch equal**  
**branch not equal**  
**set on less than**  
**set less than immediate**  
**set less than unsigned**  
**set less than immediate**

**branch if two registers equal**  
**branch if two registers unequal**  
**compare two registers**  
**compare register and constant**  
**compare unsigned registers**  
**compare unsigned register and constant**

## *Unconditional Branch*

**jump**  
**jump register**  
**jump and link**

**go to target address**  
**go to address in register**  
**procedure call**

# Floating point instructions defined by MIPS architecture

**Instruction**

**Meaning**

## *Arithmetic*

<b>FP add</b>	<b>floating point addition</b>
<b>FP subtract</b>	<b>floating point subtraction</b>
<b>FP multiply</b>	<b>floating point multiplication</b>
<b>FP divide</b>	<b>floating point division</b>
<b>FP add double</b>	<b>double-precision addition</b>
<b>FP subtract double</b>	<b>double-precision subtraction</b>
<b>FP multiply double</b>	<b>double-precision multiplication</b>
<b>FP divide double</b>	<b>double-precision division</b>

## *Data Transfer*

<b>load word coprocessor</b>	<b>load value into FP register</b>
<b>store word coprocessor</b>	<b>store FP register to memory</b>

## *Conditional Branch*

<b>branch FP true</b>	<b>branch if FP condition is true</b>
<b>branch FP false</b>	<b>branch if FP condition is false</b>
<b>FP compare single</b>	<b>compare two FP registers</b>
<b>FP compare double</b>	<b>compare two double precision values</b>



# Minimalistic instruction set

- Design objective
  - Speed (1 ins/cycle)
  - Minimalistic (fewest # of instructions)
- Example of speed: fast access to 0. Design?
  - Reserve register 0 to contain 0 always

# Principle of Orthogonality

- Each instruction should perform a unique task without duplicating or overlapping the functionality of other instructions
- Advantages
  - Understanding ease
  - Elegance

# Conditional Branching

- Analogous to if-then-else

```
if (A > B) {  
    Q;  
} else {  
    R;  
}
```

# Conditional code mechanism to implement branching

```
sub A B      # compute A - B and set condition code
bnz Label1  # branch to Label1 if condition
jmp Label2   # jump to Label2
Label1:...code for R  # instructions that implement R go
here
Label2:...      # program continues at this point
```



# Wrapup

- Each processor defines an instruction set it supports
- Register help improve performance
- Instructions
  - RISC
    - \* Speed, simple, minimal instructions
  - CISC
    - \* Many, complex

