



**Figure 5.2** Illustration of eight registers divided into two banks. Hardware allows the processor to access both banks at the same time.