

Figure 2.11 A half adder circuit that computes the sum and carry for two input bits.