Figure 18.4 The conceptual organization of a symmetric multiprocessor with N identical processors that each have access to memory and I/O devices.