

Figure 11.11 Illustration of connections for two memory modules with separate controllers.